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Abstract  
A tool for symbolic analysis of analog integrated 
circuits is  presented featuring accurate simplification, 
pole/zero extraction, and tools for parametr ic  AC 
circuit characterization. The program uses s ignal  
flowgraph methods and has  been written in C for 
portability. 
Introduction 
Analog integrated circuits are typically designed 
by following a semi-empirical approach where design 
parameters are iteratively updated and evaluated via 
an electrical numerical simulator until a point of the 
design parameter space is found fulfilling the target 
specifications. Fot crl?ciency, however, the updating of 
t he  design pa rame te r s  m u s t  s t r o n g l y  r e ly  on 
knowledge about the circuit operation, which is not 
convenient ly  provided by electrical  numer i ca l  
simulators themselves. For that  reason, resorting to 
small signal models and hand analysis are common 
tools for analog integrated circuit design. 
Unfortunately, hand analysis becomes extremely 
laborious and error-prone even for e l emen ta ry  
building blocks containing a few transistors, forcing 
the designer to use oversimplified models. T h i s  
motivates interest in the development of symbolic 
analysis tools [ I ] ,  [2]. Starting from a set  of small 
signal model primitives, one such tool automatically 
analyzes arbitrary interconnections of the primitives 
and provides outputs in the form of symbolic system 
functions. Recently reported analog integrated circuit 
symbolic analyzers 131, [4]  exhibit two drawbacks: 1) 
They  j u s t  p rov ide  symbol i c  e x p r e s s i o n s  for  
numerators  and denominators of circuit  system 
functions, not giving any additional information. 
Since for most practical circuits the associated system 
functions contain typically a huge number of terms, 
there is still a lot of work to be done by the user for 
interpretation of results and, hence, for exploitation of 
the tool capabilities. 21 They use a simplification 
technique which may r e su l t  i n  l a rge  pole/zero 
displacements and, hence, in im ortant modeling 
errors. In this paper a tool, called AgAP, for automatic 
AC modeling of analog integrated circuits is presented 
which overcomes above drawbacks. 
ASAI' inputs  a n d  ou tpu t s  
Fig.1 is a conceptual block diagram showing the 
main operation flow of ASAP. The input file includes 
the following information: 
a )  Input netlist in SPICE format. 
b) Level of modeling for the semiconductor devices 
and for the opamps. Model schematics a re  taken 
from a library. For illustration, Fig.2 shows the 
four levels considered for MOS transistors. 
c) Relative parameter size for formula simplifications. 
d) Requested analyses and error margin for formula 
simplification. 
e) Matched devices in formation.  Mismatches can 
explicitly appear as  symbols. 
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Figure 1: Conceptual  d i ag ram of ASAI'. 
Ou tpu t s  provided by the p rogram a re  in the 
form of system functions [ 5 ] ,  
N 
> A " I L  (x) 
>~ isJg,fx) 
/l(a,x) = r=O (1) 
J =o 
where x'I '={x,, x L ,  ... xu} i s  the vector of circuit  
symbolic parameters (i.e., g,,,, gd,, gntb ,  etc) and fi(x) 
and g,(x) are polynomial functions in the symbols. 
Transfer  characteristics (voltage and  c u r r e n t  
gains, transimpedances and transadmittances) as well 
a s  driving point immitances can be a sked  for. 
F'tJrtnitIas for other A C  specifications like C M R R ,  
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Figure 2: MOS t ransis tor  levels of modeling. 
PSRR, etc, can also be calculated. ASAP i s  able  to 
provide complete as well as simplified expressions. 
Besides, approximate symbolic expressions for poles 
and zeros can be calculated in an interactive way. To 
this purpose, and starting from numerical information 
about pole/zero positions the program uses heuristic 
rules to suggest possible approximations t h a t  a r e  
performed in case they are accepted by the user. 
ASA I’ a r c  hi tec t u r e  
ASAP uses signal flow graph symbolic analysis 
methods. Fig.3 shows the internal flow of o erations 
in ASAP. The circuit description is expandedgy ASAP 
using models from a library. Then, this new circuit 
topolog is reduced by substi tuting each group of 
shuntedlelements with admittance description by one 
corresponding element. These groupings allow a n  
important  reduction in CPU time. Besides,  t h e  
program incorporates the feature  of s tor ing t h e  
information associated with each group of elements. 
Since this information is used for a final symbol 
expansion, where a l l  t he  or iginal  symbols a r e  
recovered, the process of grouping is completely 
transparent to the user. Furthermore, this expansion 
avoids some imprecisions when the simplification of 
expressions is performed with the shunted elements. 
The resulting set  of equations is  solved by the use of 
Mason’s determinant, in which the cancellations of 
terms have been greatly reduced. 
To increase efficiency s e v e r a l  i n n o v a t i o n s  
concerning the signal flow graph method have been 
incorporated into ASAP: 
1) Codification of symbols: Two complementary 
systems ( a  bit-to-bit codification system and  a 
prime number one) are used for that. The optimum 
codification system is then automatically chosen 
depending upon the characteristics of the symbols 
to be manipulated. 
2) Selection of the tree: The efficiency of the symbolic 
analysis program is very sensitive to the chosen 
tree (e.g. variations of two orders of magnitude in 
CPU time and memory requirements have been 
measured for different trees associated to a Miller 
opamp). No algorithmic method exists for the 
selection of an optimum tree, In ASAP, a heuristic 
module has  been developed which allows the  
selection of a “good” tree, not far from the optimum 
one. 
3)  h o p  enurn~rotron: The signal flow graph method 
requires the calculation of all the loops of any 
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Figure  3:Architectural  d i ag ram of ASAP. 
order. To reduce the need of memory resources, a n  
algorithm has been developed which calculates the 
loops of nth order by using only those of ( n - l h h  
order. The speed of the proposed algorithm i s  
similar to others reported before bu t  memory 
requirements have been significantly reduced as  
only one order loops must be stored a t  any time 
instance. 
Formula simplification in ASAP 
Symbolic analysis of common analog blocks, even 
those of low complexity, can produce complex symbolic 
expressions containing several  thousand terms.  
Hence, simplification is mandatory. 
In ASAP, simplifications a re  automatical ly  
performed by deleting the least significant terms in 
the coefficient polynomials f , ( x )  and g,(x)  (15 I <N, 
15 j <MI in (1). As i t  was stated above, information 
about the relhtive size of the circuit parameters must 
be provided for simplifications t o  be carried out .  
Besides, the requested accuracy margin for dropping 
out non-significant terms must be also given a s  a n  
input. Assume an arbitrary symbolic polynomial, 
I 
where h k ( x )  represents either f , ( x )  or g,(x) in (1) and 
where the different terms h k l ( x )  a re  products of 
symbols. The basLc technique used in ASAP for 
deleting the P least  significant t e rms  of ( 2 )  i s  
according to the following formula, 
(3)  
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where c is the accuracy margin specified by the user. 
Observe in (3) that  a particular point x,of the  
design parameter  space h a s  been considered for 
evaluation. Parameter values yielding this particular 
point can either be provided by the user or left as 
defaults. In  the more general case a finite s e t  of 
evaluation points is required as  i t  is computationally 
impossible to go over the full range of variation of the 
different symbolic parameters. On the other hand, and 
as  a difference to what is done in [4], summations in  
both the numerator and the denominator of (3) are 
made using the modules of the different terms of hk(x). 
For the numerator, i t  is so done to avoid problems in  
case there  exis t  m u t u a l l y  cance l ing  t e r m s  of 
significant magnitude, a common fact in calculation of 
second order  charac te r i s t ics .  Concern ing  t h e  
denominator, using modules avoids excessively 
conservative simplifications and disparities among 
the margin errors applied to the coefficients of the  
different powers of s in (I). 
However, a l though t h e  basic s implif icat ion 
criterion performs correctly for many cases, under 
some circumstances i ts  use may lead to important 
errors in pole and zero locations. To illustrate that, let 
u s  consider the Miller opamp of Fig.4. Assume 
transistors in the differential pair are matched, and 
consider the MOS transistor model of Fig.B(c) to 
evaluate the opamp differential voltage gain. After 
simplification with a specified error margin of 20% 
Table 1 results, giving t h e  numera tor  a n d  t h e  
denominator polynomials of the voltage gain. 
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Figure 4:Miller operat ional  amplifier. 
Numcrator = 1)enominator = 
Table  1: Small-signal voltage gain (1st criterion). 
F i g 5  shows the pole locations a s  calculated by 
ASAP for both the complete and the simplified 
expressions of the gain. As it can be seen, 200% errors 
result in  high frequency poles as a consequence of the 
si m pl i fica ti In process. 
I I 
I . . . . .. . .._ I 
I 
L _ _ _ _ _ _ _ _ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ~  
Figure WO I e d) s pl ace m e  n t i n si m pli  f ied 
T h i s  problem h a s  been ove rcome  v i a  t h e  
development of a new simplification criterion. In  this 
criterion the least significant terms are eliminated at 
small increments of the accuracy margin. At each step 
pole and zero displacements are  controlled. Let u s  
consider the  general  case of a p a i r  of complex 
conjugate roots (i.e. two poles). Its contribution to the 
network function can be expressed as  
expressions. 
1 
I&)  = If(s)  
s2 + 2<W,,S + a; 
The real and imaginary part of the roots are  allowed 
to vary while w,, and E, keep inside a limited range 
around their original value. Control on w, a n d  5 
instead of the real and imaginary part of the roots 
prevents too conservative simplifications (i.e. t h e  
imaginary part of high frequency poles with grater 
real part than the imaginary one is very sensitive to 
small variations in the polinomial coefficients while 
its effect on circuit behavior is  negli ible). These 
constraints are simplified in the case of rea l  roots to 
allow only small displacements over the real axis. 
Besides, there also exists the possibility for the user 
to specify a frequency range where reducing the errors 
is  s ecially important. In  this  case pole and  zero 
dispyacements are more strictly limited in  this band 
and constraints are gradually relaxed as root locations 
a re  fa r  away from this  region. Using t h i s  new 
criterion for the Miller opamp ASAP provides the 
expression of Table 2, the corresponding poles being 
the ones shown in Fig.5. As i t  can be seen, poles after 
simplification are kept much closer to the nominal 
positions than for the previous case. 
ASAP graphica l  interface 
Symbolic expressions generated by ASAP can be 
formatted and  dynamically loaded for graphical 
representation. Two basic graphic interfaces have 
been developed so that symbolic outputs of ASAP can 
be easily interpreted: a )  Representation of Bode 
diagrams, and b) Representation of pole and zero loci. 
Bode d iagrams for complete a s  wel l  as for  
simplified expressions can be represented. It is  also 
possible to get families of curves for different values of 
one generic parameter (any circuit component or 
transistor small signal parameter, any t ransis tor  
dimension or the current across any element). 
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Table 2: Small-signal voltage gain (2nd criterion). 
The second interface allows to find out pole and 
zero coordinates a s  a function of one parameter (in the 
same previous sense of parameter). As the symbolic 
expressions are dynamically loaded, compilers and 
mach ine  cha rac t e r i s t i c s  impose l i m i t s  to  t h e  
expression size. Hence, simplified expressions must be 
used. Accuracy in graphical representations founds 
the importance of obtaining simplified expressions 
with small errors in zero and pole locations. 
Fig.6 has been obtained by ASAP for the voltage 
gain of Table 2. In Fig.G(a) the four poles and four 
zeros of the system function are plotted (as  it is  done 
by ASAP) versus the bias current of the differential 
input staget’. For the output stage a bias current ten 
times greater than that  of the differential pair was 
assumed. On the other  h a n d ,  Figs.G(b) a n d  (c) 
represent Bode diagrams of the voltage gain of this 
circuit. The X axis corresponds to the frequency (in 
Hz) in logarithmic scale. The  Y axis in Fig.G(b) 
represents the magnitude in dB and in Fig.G(c) the 
phase i n  degrees.  The  f ami l i e s  of c u r v e s  a r e  
parametrized respect to the current across the bias 
transistor (10 ‘ 5  I B / A s <  10 4 5 ,  in logarithmic scale). 
Several  pieces of useful information for t h e  
analogue design procedure can be extracted from a 
detailed examination of the graphic representations of 
Fig.6. For instance, for the different bias currents a 
tradeoff between gain and bandwidth is  highlighted. 
Also, just  to give another example, Fig.G(a) shows how 
to choose the bias current for a given dominant and 
non-dominant pole location. Moreover since for a 
selected bias current poles and zeros can be plotted 
again a s  a function of a new parameter much deeper 
insight can be gained into the circuit operation. 
Conclusions 
A symbolic analysis program has been presented 
which exploits the adequacy of the C language to deal 
with flowgraphs. Together with the inclusion of 
....................................................................... 
I Either conventional root locus diagram (where the root 
locations are drawn in the s-plane for different values o f  
the parameter 151) o r  diagrams like that  in Pig.6 (where 
t l ie  real and iii1iigiriui.y part of thc rotrts are separately 
drawn versus thc parameter) can be provided. 
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Figure 6:(a) Pole/zero location; (b) Magnitude; (c) 
simplification techniques with enhanced accuracy, 
ASAP also incorporates the possibility of making 
symbolic pole/zero calculations. 
In its current version ASAP is able to deal with the 
complexity levels arising in typical analog building 
blocks when described by device-level models. More 
complex circuits, for instance complete RC active 
filters, have to be described by means of macromodels. 
We are currently working in a new ASAP version 
which approaches the analysis of complex circuits in a 
hierarchical way. 
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